

(12) United States Patent

Abatchev et al.

(54) METHODS FOR INTEGRATED CIRCUIT **FABRICATION WITH PROTECTIVE COATING FOR PLANARIZATION**

(71) Applicant: MICRON TECHNOLOGY, INC.,

Boise, ID (US)

(72) Inventors: Mirzafer Abatchev, Fremont, CA (US);

David Wells, Boise, ID (US); Baosuo Zhou, Boise, ID (US); Krupakar Murali Subramanian, Boise, ID (US)

Assignee: Micron Technology, Inc., Boise, ID

(US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 148 days.

(21) Appl. No.: 14/685,525

(22)Filed: Apr. 13, 2015

(65)**Prior Publication Data**

> US 2015/0287610 A1 Oct. 8, 2015

Related U.S. Application Data

- (60) Continuation of application No. 13/936,086, filed on Jul. 5, 2013, now Pat. No. 9,003,651, which is a (Continued)
- (51) Int. Cl. H01R 9/00 (2006.01)H05K 3/00 (2006.01)(Continued)
- (52) U.S. Cl. CPC H01L 21/31051 (2013.01); H01L 21/0337 (2013.01); H01L 21/306 (2013.01); (Continued)

(45) **Date of Patent:**

(10) Patent No.:

US 9,679,781 B2

Jun. 13, 2017

Field of Classification Search

CPC H01L 21/0337; H01L 21/31144; H01L 21/306; H01L 21/30625; H01L 21/31051; H01L 21/31111; H01L 21/31055

See application file for complete search history.

(56)References Cited

U.S. PATENT DOCUMENTS

11/1980 Riseman 4,234,362 A 12/1983 Riseman et al. 4,419,809 A (Continued)

FOREIGN PATENT DOCUMENTS

DE 42 36 609 5/1994 EP 0.227.303 7/1987 (Continued)

OTHER PUBLICATIONS

Cerofolini et al., "Strategies for nanoelectronics", Microelectronic Engineering, vol. 81, pp. 405-419 (Apr. 2005).

(Continued)

Primary Examiner — Paul D Kim (74) Attorney, Agent, or Firm — Wells St. John, P.S.

(57)**ABSTRACT**

Various pattern transfer and etching steps can be used to create features. Conventional photolithography steps can be used in combination with pitch-reduction techniques to form superimposed, pitch-reduced patterns of crossing elongate features that can be consolidated into a single layer. Planarizing techniques using a filler layer and a protective layer are disclosed. Portions of an integrated circuit having different heights can be etched to a common plane.

10 Claims, 46 Drawing Sheets

